


UTILITY

**PATENT APPLICATION** 

**TRANSMITTAL** 





First Named Inventor or Application Identifier:

Nobuhiro TAKI

Express Mail Label No.

16915 U.S. PTO 09/714304 11/17/00

(Only for new nonprovisional applications under 37 CFR 1.53(b))

	THE MEMBRONAL APPROACH STATE OF THE T. SO(D))		<u> </u>					
	APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents.	ADDRESS TO:	Assistant Commissioner for Patents Box Patent Application Washington, DC 20231					
1. [X]	Fee Transmittal Form							
2. [ <b>X</b> ]	Specification, Claims & Abstract [Total Pages: 36]		•					
3. [ <b>X</b> ]	Drawing(s) (35 USC 113) [Total Sheets: <u>25</u> ]		*					
4. [ <b>X</b> ]	Oath or Declaration							
5. []	Incorporation by Reference (usable if Box 4b is checked)  The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.							
6. []	Microfiche Computer Program (Appendix)							
7. []	Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary) a. [ ] Computer Readable Copy b. [ ] Paper Copy (identical to computer copy) c. [ ] Statement verifying identity of above copies							
	ACCOMPANYING AP	PLICATION PAR	RTS					
8. [ <b>X</b> ]								
	Assignment Papers (cover sheet & document(s))  37 CFR 3.73(b) Statement (when there is an assignee) [ ] Power of Attorney							
10. [ ]	37 CFR 3.73(b) Statement (when there is an assignee) [ ] Power of Attorney  English Translation Document (if applicable)							
11. [ ]	Information Disclosure Statement (IDS)/PTO-1449[ ] Copie	s of IDS Citations						
12. []	Preliminary Amendment							
13. [X]	Return Receipt Postcard (MPEP 503) (Should be specifically itemized)							
	Small Entity Statement(s) [] Statement filed in prior application, status still proper and desired.							
15. <b>[X</b> ]	Certified Copy of Priority Document(s) (if foreign priority is claimed) (Japanese Appln. 2000-094801, filed March 30, 2000.							
16. [ ]			, , , , , , , , , , , , , , , , , , , ,					
17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information:  [ ] Continuation [ ] Divisional [ ] Continuation-in-part (CIP) of prior application No:/								
18. CORRESPONDENCE ADDRESS								
21171								

PATENT TRADEMARK OFFICE

Staas & Halsey

				S&H Form (10/00
		Attorney Docket No.	1500.1001/JDH	
NEW APPI FEE TRAN		Application Number	To Be Assigned  November 16, 2000	
		Filing Date		
AMOUNT ENCLOSED	\$750.00	First Named Inventor	Nobuhiro TAKI	
	FEE CALC	ULATION (fees effective 1	0/01/00)	

(1) FOR **CLAIMS** (2) NUMBER FILED (3) NUMBER EXTRA (4) RATE (5) CALCULATIONS TOTAL CLAIMS 15 - 20 = X\$ 18.00 = 0 0.00 INDEPENDENT CLAIMS 2 - 3 = 0 X\$ 80.00 = 0.00 MULTIPLE DEPENDENT CLAIMS (any number; if applicable) + \$270.00 = 0.00 **BASIC FILING FEE** 710.00 Total of above Calculations = 710.00 Surcharge for late filing fee, Statement or Power of Attorney (\$130.00) 0.00 Reduction by 50% for filing by small entity (37 CFR 1.9, 1.27 & 1.28). 0.00 \$ **TOTAL FILING FEE =** 710.00 Surcharge for filing non-English language application (\$130.00; 37 CFR 1.52(d)) 0.00 Recordation of Assignment (\$40.00; 37 CFR 1.21(h)(1)) 40.00 **TOTAL FEES DUE =** \$ 750.00

### METHOD OF PAYMENT

- [X]Check enclosed as payment.
- Charge "TOTAL FEES DUE" to the Deposit Account No., below. [ ]
  - No payment is enclosed and no charges to the Deposit Account are authorized at this time.

### **GENERAL AUTHORIZATION**

If the above-noted "AMOUNT ENCLOSED" is not correct, the Commissioner is hereby authorized to credit any [X]overpayment or charge any additional fees necessary to:

Deposit Account No.

19-3935

Deposit Account Name

STAAS & HALSEY LLP

The Commissioner is also authorized to credit any overpayments or charge any additional fees required under 37 CFR [X]1.16 (filing fees) or 37 CFR 1.17 (processing fees) during the prosecution of this application, including any related application(s) claiming benefit hereof pursuant to 35 USC § 120 (e.g., continuations/divisionals/CIPs under 37 CFR 1.53(b) and/or continuations/divisionals/CPAs under 37 CFR 1.53(d)) to maintain pendency hereof or of any such related application.

### SUBMITTED BY: STAAS-& HALSEY LLP

	Typed Name	James D. Halsey, Jr.	Reg. No.	22,729	
	Signature	AA	Date	November 16, 2000	
-	@ 2000 2: 0 ** 4		 	11070111001 10, 2000	

© 2000 Staas & Halsey



### SERIAL BUS INTERFACE DEVICE

# BACKGROUND OF THE INVENTION


### 1. Field of the Invention

The present invention relates to a serial bus interface device to be connected to a next-generation digital interface typified by the IEEE 1394 serial bus. More particularly, the invention relates to a serial bus interface device suitable as a bus analyzer for checking a communication state on a bus such as an IEEE 1394 serial bus, operations of a device connected to the bus, and the like.

# 2. Description of Related Art

A next-generation digital interface typified by the IEEE 1394 serial bus is used not only for data transfer between a personal computer and a peripheral device of the personal computer but also for transfer of multimedia data such as moving picture data between a digital AV device such as a digital camera or a DVD player and a personal computer and between digital AV devices. The digital interface is therefore requested to have a high data transfer speed. The application range of the digital interface includes ordinary households. Consequently, what is called a plug-and-play function which can deal with the insertion or withdrawal of a device in a power-on state is necessary.

The IEEE 1394 serial bus has a high data transfer speed such that a packet transfer speed is 100 to 400 megabits per second and supports two kinds of transfer modes: a synchronous transfer mode for stable transfer of multimedia data; and an asynchronous transfer mode for transferring conventional-type data and the like. In order to realize the plug-and-play function, the IEEE 1394 serial bus has a function of reconstructing the topology by executing an initial sequence when a device is inserted or withdrawn, and automatically assigning an identification number (ID) to each device.



For example, as shown in Fig. 1, in order to analyze the communication state between a personal computer 101 (ID = 1) and a digital camera 102 (ID = 0) which are connected via an IEEE 1394 serial bus B, it is necessary to allow a bus analyzer 100 to receive packets on the bus B. For this purpose, a construction that the bus analyzer 100 has a physical layer circuit compliant with the communication protocol of the IEEE 1394 standard is achieved by inserting the bus analyzer 100 on the bus B connecting the personal computer 101 and the digital camera 102. Specifically, the personal computer 101 and the bus analyzer 100 are connected via a bus B1 and the bus analyzer 100 and the digital camera 102 are connected via a bus B2. The IEEE 1394 serial bus reconstructs a bus topology, assigns a new ID (= 1) to the bus analyzer 100 via a physical layer circuit, and recognizes the bus analyzer 100 as a device connected to the buses B1 and B2. After the bus analyzer 100 is incorporated into the IEEE 1394 serial bus and the communication on the buses B1 and B2 becomes possible, the bus analyzer 100 analyzes the communication state between the personal computer 101 and the digital camera 102. In this case, since the ID is simultaneously reassigned to an existing device, the personal computer 101 is recognized as a device having the ID of 2 in place of the ID of 1.

Fig. 2 shows a case where (n + 1) devices are connected on the serial bus and a method of analyzing the communicating operation, for example, on a bus BB of a device A (ID = 0) in an IEEE 1394 serial bus system comprising devices A to H (IDs = 0 to 7) and other devices (IDs = 8 to n). A case of, for example, analyzing the communicating operation of the device A such as a newly-developed hard disk drive which is connected to the bus is assumed. The bus BB connecting the device A (ID = 0) and the device B (ID = 4) is divided into a bus BB1 and a bus BB2, and the bus analyzer 100 having a physical layer circuit



is inserted between the buses BB1 and BB2. In this case as well, in a manner similar to the case of Fig. 1, the IEEE 1394 serial bus reconstructs the bus topology, recognizes the bus analyzer 100 as a device having the ID of 1, resets the IDs of the other devices, and constructs an IEEE 1394 serial bus in a state where the bus analyzer 100 is incorporated. The communications on the buses BB1 and BB2 become possible and the bus analyzer 100 analyzes the communicating operation of the device A.

In order to analyze the communicating state between the personal computer 101 and the digital camera 102, however, the serial bus interface device used as the bus analyzer 100 shown in Fig. 1 has to be inserted in the bus B connecting the personal computer 101 and the digital camera 102 via the physical layer circuit. By inserting the bus analyzer 100, the bus analyzer 100 itself becomes one of the devices on the bus. Consequently, the bus configuration has a topology including the bus analyzer 100 which does not exist in an inherent connection environment. It causes a problem such that analysis in a communication environment in the inherent topology cannot be performed.

Further, in the serial bus interface device used as the bus analyzer 100 shown in Fig. 2, in a manner similar to the case of Fig. 1, by inserting the bus analyzer 100, the configuration of buses changes and it causes a problem such that analysis in a communication environment in the inherent topology cannot be performed.

When the communicating state of a bus has to be analyzed in a state where a number of devices are connected to the bus, it is necessary to connect all the devices so as to be adapted to a regular use environment and then analyze the communicating state. When the analysis has to be performed in a state where there are a number of devices to be connected or a number of kinds of devices, there is a

problem such that enormous efforts are required to set an analysis environment.


### SUMMARY OF THE INVENTION

The invention has been achieved to solve the problems of the conventional arts and an object of the invention is to provide a serial bus interface device having a physical layer circuit, which is to be connected to a serial bus such as an IEEE 1394 serial bus, can be inserted or withdrawn without exerting an influence on the bus topology, can simulate a plurality of devices, and is suitably used as a bus analyzer for analyzing a communicating state of a bus.

In order to achieve the object, according to one aspect of the invention, a serial bus interface device having a function of automatically reconstructing a topology when the device is inserted or withdrawn during operation of a serial bus comprises a physical layer circuit serving as a physical interface without being given an identification number when the serial bus interface device is connected to the serial bus.

The serial bus interface device can be connected without changing the topology environment of existing devices connected to the serial bus and without exerting an influence on responses on the serial bus. The physical layer circuit of the serial bus interface device connected can serve as a physical interface with the serial bus, so that data on the serial bus can be detected.

According to another aspect of the invention, a serial bus interface device having a function of automatically reconstructing a topology when the device is inserted or withdrawn during operation of a serial bus comprises a physical layer circuit serving as a physical interface to which one or more identification numbers are assigned when the serial bus interface device is connected to the serial bus.




When the serial bus interface device is connected to the serial bus, the physical layer circuit can send responses in a manner similar to a case where all of one or more devices each having an identification number are connected. By the single serial bus interface device, the environment which is the same as that in the case where a number of devices are connected can be realized.

The above and further objects and novel features of the invention will more fully appear from the following detailed description when the same is read in connection with the accompanying drawings. It is to be expressly understood, however, that the drawings are purpose of illustration only and not intended as a definition of the limits of the invention.

### BRIEF DESCRIPTION OF THE DRAWINGS

- Fig. 1 shows an IEEE 1394 bus configuration in which a conventional bus analyzer is connected.
- Fig. 2 shows a configuration in which a conventional bus analyzer is connected to an IEEE 1394 bus to which a number of devices are connected.
- Fig. 3 shows a configuration of an IEEE 1394 bus to which a bus analyzer of a first embodiment is connected.
- Fig. 4 is a state transition diagram showing a tree-identifying operation in the first embodiment.
- Fig. 5 is a state transition diagram showing a self-identifying operation in the first embodiment.
- Fig. 6 shows an operation sequence in the case of receiving a parent notifying signal by one of ports in the tree-identifying operation in the first embodiment.
- Fig. 7 shows an operation sequence in the case of receiving a parent notifying signal by both ports in the tree-identifying



operation in the first embodiment.

- Fig. 8 shows an operation sequence of the self-identifying operation in the first embodiment.
- Fig. 9 is a circuit block diagram showing a first modification of the bus analyzer in the first embodiment.
- Fig. 10 is a circuit block diagram showing a second modification of the bus analyzer in the first embodiment.
- Fig. 11 is a circuit block diagram showing a third modification of the bus analyzer in the first embodiment.
- Fig. 12 is a circuit block diagram showing a fourth modification of the bus analyzer in the first embodiment.
- Fig. 13 is a circuit block diagram showing a fifth modification of the bus analyzer in the first embodiment.
- Fig. 14 is a circuit block diagram showing a sixth modification of the bus analyzer in the first embodiment.
- Fig. 15 shows a first configuration example of an IEEE 1394 bus to which a bus analyzer of a second embodiment is connected.
- Fig. 16 is a state transition diagram showing a self-identifying operation in the first configuration example of the second embodiment.
- Fig. 17 shows an operation sequence of the case where arbitration of a device connected on the other side is higher in the self-identifying operation in the first configuration example of the second embodiment.
- Fig. 18 shows an operation sequence of the case where arbitration of a device connected on the other side is lower in the self-identifying operation in the first configuration example of the second embodiment.
- Fig. 19 shows a second configuration example of the IEEE 1394 bus to which the bus analyzer of the second embodiment is connected.
- Fig. 20 is a state transition diagram showing a self-identifying operation in a second configuration example of the second embodiment.
  - Fig. 21 shows a front stage portion of an operation sequence in

the case where there is a device having high arbitration to be connected on the other side in the self-identifying operation in the second configuration example of the second embodiment.

Fig. 22 shows an intermediate stage portion of the operation sequence in the case where there is a device having high arbitration to be connected on the other side in the self-identifying operation in the second configuration example of the second embodiment.

Fig. 23 shows a post stage portion of the operation sequence in the case where there is a device having high arbitration to be connected on the other side in the self-identifying operation in the second configuration example of the second embodiment.

Fig. 24 shows a front stage portion of an operation sequence in the case where there is no device having high arbitration to be connected on the other side in the self-identifying operation in the second configuration example of the second embodiment.

Fig. 25 shows a post stage portion of the operation sequence in the case where there is no device having high arbitration to be connected on the other side in the self-identifying operation in the second configuration example of the second embodiment.

# DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

A serial bus interface device according to an embodiment of the invention will be described in detail hereinbelow with reference to Figs. 3 to 25.

Fig. 3 shows the configuration of an IEEE 1394 bus to which a bus analyzer according to a first embodiment of the invention is connected. In order to analyze a communicating state on a bus in a system (not shown) in which the personal computer 101 having an identification number (hereinbelow, referred to as an ID) of 1 and the digital camera 102 having an ID of 0 are connected via an IEEE 1394





serial bus, a bus analyzer 1A of the invention is inserted between the personal computer 101 and the digital camera 102, the personal computer 101 and the bus analyzer 1A are connected via a bus B1, and the digital camera 102 and the bus analyzer 1A are connected via a bus B2. bus analyzer 1A interfaces with the IEEE 1394 buses B1 and B2 by a physical layer circuit 2A in the bus analyzer 1A, thereby making communications with the buses possible. Received data is analyzed by a data analyzing circuit 3 at the post stage. As will be described hereinlater, even when the bus analyzer 1A is inserted, an ID is not assigned to the physical layer circuit 2A (having no ID) and, in such a state, the topology is reconstructed. The IDs of the personal computer 101 (ID = 1) and the digital camera 102 (ID = 0) therefore do not change before and after the insertion of the bus analyzer 1A. The communicating state can be analyzed without changing the bus topology of the system to be analyzed (in this case, the system constructed by the personal computer 101 (ID = 1) and the digital camera 102 (ID = 0).

Referring to Figs. 4 to 8, the procedure of reconstructing the topology without assigning an ID to the physical layer circuit 2A in a sequence of initializing the IEEE 1394 bus in the physical layer circuit 2A when the bus analyzer 1A is inserted to the system to be analyzed will be described. Fig. 4 is a state transition diagram showing a tree-identifying operation of determining a tree structure of a topology on insertion of the bus analyzer 1A and reset of the bus. Each of Figs. 6 and 7 shows an actual operating sequence in the case of inserting the bus analyzer 1A into the system to be analyzed which comprises the personal computer 101 and the digital camera 102 in accordance with the state transition of Fig. 4. Fig. 5 is a state transition diagram showing a self-identifying operation of assigning IDs to devices after determining the tree structure. Fig. 8 shows an

operating sequence of assigning an ID to the system to be analyzed which comprises the personal computer 101 and the digital camera 102, to which the bus analyzer 1A is inserted in accordance with the state transition.

First, a case of receiving a parent\_notification signal by one of the ports of the physical layer circuit 2A in the tree-identifying operation will be described with reference to Figs. 4 to 6. The parent\_notification signal is a signal declaring that a port has high arbitration of the bus among ports connected to one of branches constructing the tree structure. When the bus analyzer 1A is inserted and the bus reset is completed, in a state (hereinbelow, referred to as "S") 1 in Fig. 4, according to a time-out sequence, an idle signal is periodically transmitted to notify that the physical layer circuit 2A in the bus analyzer 1A is in a stand-by state in the tree-identifying operation.

On condition that the parent\_notification signal is received by one of the ports of the physical layer circuit 2A in such a state (S2 in Fig. 4), a child\_notification signal is outputted to the same port (S3 in Fig. 4). It corresponds to procedures (hereinbelow, referred to as "P") 1 and 2 in the operating sequence of Fig. 6, in which on condition that the physical layer circuit 2A receives the parent\_notification signal outputted from the digital camera 102 to the serial bus B2 (P1), the child\_notification signal is outputted from the port toward the digital camera 102 (P2 in Fig. 6).

When the digital camera 102 which has received the child\_notification signal stops outputting the parent\_notification signal, a child\_handshake state is received (S4 in Fig. 4 and P3 in Fig. 6), thereby determining the tree structure between the physical layer circuit 2A and the digital camera 102. Subsequently, the physical layer circuit 2A outputs the parent\_notification signal to the other port (S5 in Fig. 4 and P4 in Fig. 6).





The operation of outputting the signal is continued until the device on the other side returns the child notification signal, the parent handshake state is received, and the tree structure is determined. That is, in Fig. 6, in the case where both the physical layer circuit 2A and the personal computer 101 output the parent notification signal onto the bus B1, a root contention state occurs according to the standard of the IEEE 1394 bus, and the personal computer 101 stops outputting the parent notification signal (P5 in Fig. 6). On the other hand, the physical layer circuit 2A keeps on outputting the parent notification signal (S5 in Fig. 4 and P5 in Fig. 6). After the time out of the personal computer 101, the personal computer 101 receives the parent notification signal. In response to the signal, the personal computer 101 outputs the child notification signal to the bus B1 and receives a parent handshake state (P6 in Fig. 6), thereby determining the tree structure and finishing the tree identifying operation (S6 in Fig. 4 and P12 in Fig. 6).

Although the mode in which the physical layer circuit 2A of the bus analyzer 1A responds to the signals received by each of the ports has been described as an example in the foregoing embodiment, the invention is not limited to the mode. It is also possible to determine the tree structure by sending a signal received by one of the ports to the other port.

A case of receiving the parent\_notification signal by both ports of the physical layer circuit 2A in the tree-identifying operation will now be described with reference to Figs. 4 to 7. In the following description, parts similar to those described above will not be described.

In the idle state (S1 in Fig. 4), when the parent\_notification signal is received from each of the personal computer 101 and the digital camera 102 by both ports of the physical layer circuit 2A (S2 in Fig.



4 and P7 in Fig. 7), the physical layer circuit 2A outputs the child\_notification signal to an arbitrary port (S3 in Fig. 4). In Fig. 7, the child\_notification signal is outputted toward the digital camera 102 (P8 in Fig. 7).

When the digital camera 102 which has received the child\_notification signal stops outputting the parent\_notification signal and the child\_handshake state is received (S4 in Fig. 4 and P9 in Fig. 7), the structure of the tree is determined and the parent\_notification signal is outputted to the other port toward the personal computer 101 (S5 in Fig. 4 and P9 in Fig. 7).

The following sequence is similar to the above-described case. To be specific, in the period from the receipt of the parent\_handshake state until the determination of the tree structure, the physical layer circuit 2A keeps on outputting the parent\_notification signal (S5 in Fig. 4 and P9 and P10 in Fig. 7). During the period of time, in Fig. 7, the parent notification signal from the physical layer circuit 2A and that from the personal computer 101 collide with each other, so that a root contention state is derived. Although the personal computer 101 stops outputting the parent\_notification signal (P9 and P10 in Fig. 7), the physical layer circuit 2A continuously outputs the parent notification signal (P10 in Fig. 7). After the time out, the personal computer 101 receives the parent\_notification signal and returns the child notification signal, thereby receiving the parent handshake state, determining the tree structure (P11 in Fig. 7) and finishing the tree-identifying operation (S6 in Fig. 4 and P12 in Fig. 7).

When the tree structure is determined by the tree-identifying operation, the arbitration of each of the ports connected to the bus is decided. More specifically, with respect to the bus B1 in Fig. 6, arbitration lower than that of the personal computer 101 is set to the





port of the personal computer 101, and arbitration higher than that of the bus analyzer 1A is set to the port of the bus analyzer 1A. With respect to the bus B2, arbitration higher than that of the digital camera 102 is set to the port of the digital camera 102, and arbitration lower than that of the bus analyzer 1A is set to the port of the bus analyzer 1A. In the following description, the port having high arbitration is defined as a parent port (it is described as "high" in Fig. 6 and subsequent drawings), and the port having low arbitration is defined as a child port (it is described as "low" in Fig. 6 and subsequent drawings). A device whose ports connected to a bus are all child ports is defined as a "root". In Figs. 6 and 7, the personal computer 101 is a root.

The self-identifying operation will now be described with reference to Figs. 5 and 8. After the tree-identifying operation is finished, in an idle state in which no signal is outputted from each of the ports (S7 in Fig. 5), when a self\_ID\_grant signal generated from the personal computer 101 as a root in order to retrieve a device to which the least significant ID is to be given is received by the parent port of the bus analyzer 1A (S8 in Fig. 5), the physical layer circuit 2A outputs the self\_ID\_grant signal to the child port of the bus analyzer 1A (S9 in Fig. 5 and P13 in Fig. 8).

When the device which receives the self\_ID\_grant signal and to which an ID is assigned (the digital camera 102 in Fig. 8 to which the ID of 0 is assigned) returns a self\_ID packet (self\_ID packet 0) and the child port of the bus analyzer 1A receives the self\_ID packet (S10 in Fig. 5 and P14 in Fig. 8), the self\_ID packet is transferred to the parent port (S11 in Fig. 5 and P14 in Fig. 8).

Further, when the child port receives an ident\_done signal from the digital camera 102 to which the ID of 0 is assigned (S12 in Fig. 5 and P15 in Fig. 8), the ident done signal and a speed signal indicative

of a data transfer speed received by the child port are transferred to the parent port (S13 in Fig. 5 and P15 in Fig. 8). The speed signal returned from the personal computer 101 to the parent port is transferred to the child port (S13 in Fig. 5 and P16 in Fig. 8), thereby determining the data transfer speed between the personal computer 101 and the digital camera 102.

When a self\_ID packet (self\_ID packet 1) from the personal computer 101 is received by the parent port (S14 in Fig. 5 and P17 in Fig. 8), the ID of the personal computer 101 as a device connected to the parent port side is also determined as "1", and the self-identifying operation is finished. In P17 in Fig. 8, the operation of transferring the self\_ID packet (self\_ID packet 1) to the child port is an operation executed in regular arbitration.

Each of the state transition from S7 to S11 in association with the reception of the self\_ID packet by the parent port in Fig. 5 and the state transition from S11 to S7 in association with the end of the self\_ID packet represents the function of performing the self-identifying operation without outputting the self\_ID\_grant signal. In this case as well, an ID is not assigned to the bus analyzer 1A.

As described above, in the case where the bus analyzer 1A of the first embodiment is inserted between the serial buses B1 and B2 of the system to be analyzed, since the bus analyzer 1A has the physical layer circuit 2A, the bus analyzer 1A can construct a physical interface between the buses B1 and B2 without being assigned an ID in the bus initializing sequence executed after the insertion. Without changing the topology environment of the system to be analyzed in which the personal computer 101 and the digital camera 102 are directly connected to the serial buses, the bus analyzer 1A as a serial bus interface device can be connected. Further, the physical layer circuit 2A of the bus analyzer 1A inserted can construct a physical interface with the buses

B1 and B2, detect data on the buses B1 and B2, and analyze and investigate the communicating state on the buses B1 and B2.

Bus analyzers 1A1 to 1A6 as first to sixth modifications of the first embodiment will now be described. Fig. 9 shows the first modification. The bus analyzer 1A1 has a data storing circuit 4 for storing data on the serial buses B1 and B2 received by the physical layer circuit 2A1. The bus analyzer 1A1 can construct a physical interface with the buses B1 and B2 without being given an ID. Consequently, the data on the buses B1 and B2 can be acquired without changing the topology environment of the system to be analyzed and without exerting an influence on the communicating operation. can be directly transferred to a data analyzing circuit 31 and analyzed. In addition, data can be properly stored and read to/from the data storing circuit 4 in accordance with a control signal from the data analyzing circuit 31. A series of continuous data or data in a specific sequence can be therefore collected and analyzed. The data can be also analyzed by comparison with data directly transferred from the physical layer circuit 2A1. Thus, the analysis can be effectively performed.

Fig. 10 shows a second modification. The bus analyzer 1A2 has, in addition to the data storing circuit 4, a data condition detecting circuit 5. The data condition detecting circuit 5 monitors data received by the physical layer circuit 2A2 and, when data matching a predetermined condition is detected, outputs a trigger signal. The bus analyzer 1A2 can store data received in response to the output of the trigger signal into the data storing circuit 4 and has a function of performing an operation on the stored data in a manner similar to the first modification. By setting the data condition on which the trigger signal is outputted in a specific data sequence, data can be stored each time the same sequence is generated. Consequently, analysis suitable for the case where a malfunction occurs under a

specific condition can be performed.

Fig. 11 shows a third modification. A bus analyzer 1A3 has, in addition to a data analyzing circuit 33, a data transfer control circuit 6. The data transfer control circuit 6 performs a control of transferring data to be transmitted as it is to the physical layer circuit 2A3 or forming data into a packet compatible with the protocol on the serial bus and transferring the packet to the physical layer circuit 2A3. The modification is suited to the case of recognizing a response on the bus to a predetermined data packet.

Fig. 12 shows a fourth modification. A bus analyzer 1A4 has, in addition to a data analyzing circuit 34 and the data transfer control 6, the data storing circuit 4. The data storing circuit 4 can prestore data to be transmitted and performs a control of transferring the data as it is or forming data in a packet compatible with the protocol on the serial bus and then transferring the packet to the physical layer circuit 2A4 as necessary. By storing plural data, each of responses on the serial bus to each of data packets can be recognized. Further, by arbitrarily setting a transmission sequence of data packets, a response to a specific packet sequence or a response in a state where communications on the bus are congested can be also recognized.

Fig. 13 shows a fifth modification. A bus analyzer 1A5 has, in addition to a data analyzing circuit 35, the data storing circuit 4, and the data transfer control circuit 6, a data transmission condition detecting circuit 7. The data transmission condition detecting circuit 7 monitors data received by the physical layer circuit 2A5 and, when data matching a predetermined condition is detected, outputs a trigger signal. On output of the trigger signal, the bus analyzer 1A5 performs a control of transferring data to be transmitted as it is which is stored in the data storing circuit 4 to the physical layer circuit 2A5 or forming the data to be transmitted into a packet compatible with



the protocol on the serial bus and transferring the packet to the physical layer circuit 2A5. By setting a condition of data to be received upon which the trigger signal is outputted in a specific data sequence, each time the same sequence is generated, predetermined data in the data stored in the data storing circuit 4 can be transmitted. The same response can be therefore always sent to the specific data sequence. Thus, the modification is the optimum to recognize a response on the serial bus.

Fig. 14 shows a sixth modification. A physical layer circuit 2A6 has a pair of ports, a receiving circuit 11, a data converting circuit 10 for converting data included in a packet received by the receiving circuit 11, and a transmitting circuit 12 for forming a packet from the data converted by the data converting circuit 10. The ports of transmission and reception are switched by a selector 13. On the basis of either the analysis of reception data by a data analyzing circuit 36 or the data to be transmitted which is stored in the data storing circuit 4, data received by the receiving circuit 11 in the physical layer circuit 2A6 is converted by the data converting circuit 10. In the modification, a communication error such as a bit error or a burst error in the communication on the serial bus can be simulated, and a communication response of an error correcting function or the like can be recognized.

A second embodiment will now be described. Fig. 15 shows a first configuration example of an IEEE 1394 bus to which a bus analyzer of the second embodiment of the invention is connected. The first configuration example relates to a case where a group of devices having a plurality of IDs are simulated by a bus analyzer 1B. It is intended for analyzing or investigating a response on a serial bus B3 of a personal computer 103 (or digital camera 103) in the case where (n + 1) devices having IDs 0 to n (or n devices having IDs 1 to n) are connected



to the personal computer 103 having an ID of (n + 1) (or the digital camera 103 having an ID of 0). For analysis and investigation, it is not necessary to actually construct a system to be analyzed by preparing (n + 1) devices having IDs 0 to n (or n devices having IDs 1 to n), a connection environment which is the same as that of a system to be analyzed can be created by connecting the bus analyzer 1B and the personal computer 103 (or digital camera 103) via a serial bus B3. bus analyzer 1B interfaces with an IEEE 1394 bus B3 in a physical layer circuit 2B1 in the bus analyzer 1B and realizes data transmission/reception to/from the bus B3. Received data is analyzed by the data analyzing circuit 3 at the post stage. In the interface, the topology is constructed by assigning a plurality of IDs to the physical layer circuit 2B1 as will be described hereinlater. Consequently, only by connecting the personal computer 103 (or digital camera 103) to the bus analyzer 1B, an environment in which a plurality of devices are connected can be created.


The initializing sequence of the IEEE 1394 bus in the first configuration example of the second embodiment in Fig. 15 will now be described hereinbelow. Since the tree structure is determined in conformity with the IEEE 1394 standard, description of the tree-identifying operation of determining the tree structure of the topology is omitted here. A self-identifying operation of assigning IDs to devices will be described. Fig. 16 is a state transition diagram showing the self-identifying operation in the first configuration example of the second embodiment in Fig. 15. Fig. 17 shows an operation sequence of the case where the device to which the bus analyzer 1B is connected is the personal computer 103 (ID = n + 1) having high arbitration. Fig. 18 shows an operation sequence of the case where the device to which the bus analyzer 1B is connected is the digital camera 103 (ID = 0) having low arbitration.

The case where the device to which the bus analyzer is connected is the personal computer 103 will be described first with reference to Figs. 16 and 17. In Fig. 16, after completion of the tree-identifying operation, an idle state (S21 in Fig. 16) in which no signal is outputted from each of the ports is derived. After that, the personal computer 103 as a root in the topology outputs the self\_ID\_grant signal to its child port. On condition that the self\_ID\_grant signal is received by the parent port (S22 in Fig. 16 and P21 in Fig. 17), the physical layer circuit 2B1 in the bus analyzer 1B which is not a root outputs a self\_ID packet (self\_ID packet 0) to the parent port to set the ID of 0 and increments an ID counter by one (S23 in Fig. 16 and P22 in Fig. 17).

The sequence is repeated until the ID counter becomes n (S24 in Fig. 16) and, subsequent to the ID of 0, IDs 1 to n are sequentially set in the physical layer circuit 2B1 (P23, P24 and P25 in Fig. 17).

When the ID counter becomes n (S25 in Fig. 16), the physical layer circuit 2B1 outputs an ident\_done signal and a speed signal (speed signal (.max)) indicative of a maximum data transfer speed of the physical layer circuit 2B1 to the parent port (S26 in Fig. 16 and P26 in Fig. 17). On condition that the setting of the data transfer speed is finished on receipt of the speed signal (speed signal 1) from the personal computer 103 and a self\_ID packet (self\_ID packet n + 1) from the personal computer 103 is received by the parent port (S27 in Fig. 16 and P26 and P27 in Fig. 17), the self-identifying operation is finished.

The case where the device to which the bus analyzer 1B is connected is the digital camera 103 will be described by referring to Figs. 16 and 18. After completion of the tree-identifying operation in Fig. 16, an idle state (S21 in Fig. 16) in which no signal is outputted from each of the ports is derived. After that, on condition that no IDs



(IDs = 0 to n - 1) are assigned to devices in a lower hierarchy layer ("!child\_ID\_complete" in Fig. 16) (S28 in Fig. 16), the physical layer circuit 2B1 in the bus analyzer 1B including the root outputs the self\_ID\_grant signal to the child port (S29 in Fig. 16 and P28 in Fig. 18). The digital camera 103 which has received the self\_ID\_grant signal gives the ID of 0 to itself and outputs a self\_ID packet (self\_ID packet 0). Under condition that the self\_ID\_grant signal is received by the child port (S30 in Fig. 16), the physical layer circuit 2B1 stops outputting (S31 in Fig. 16 and P29 in Fig. 18).


Under condition that an ident\_done signal from the digital camera 103 is received and child\_ID\_complete is set (S32 in Fig. 16), the speed signal (speed signal 1) from the digital camera 103 is received and a speed signal (.max)) indicative of the maximum data transfer speed is outputted to the same port (S33 in Fig. 16 and P30 in Fig. 18). The state is finished when a timeout of the speed signal output occurs (S35 in Fig. 16) and the physical layer circuit 2B1 enters an idle state (S21 in Fig. 16).

On set of the child\_ID\_complete (S22 in Fig. 16), the physical layer circuit 2B1 including the root outputs a self\_ID packet (self\_ID packet 1) to the child port, gives the ID of 1 to itself, and increments the ID counter by one (S23 in Fig. 16 and P31 in Fig. 18).

The sequence is repeated until the ID counter becomes n (S24 in Fig. 16) and IDs of 2 to n are sequentially set subsequent to the ID of 1 in the physical layer circuit 2B1 (P32 and P33 in Fig. 18).

When the physical layer circuit 2Bl includes a root, on condition that the ID counter becomes n (S35 in Fig. 16), the self-identifying operation is finished and the initializing sequence is completed (P34 in Fig. 18).

The state transition from S21 to S31 upon receipt of the self\_ID packet by the parent port in Fig. 16 indicates the function of performing



signal. The state transition from S31 to S21 represents the process of finishing the self ID packet without receiving the ident done signal.

As described above, since the bus analyzer 1B can simulate the group of devices having a plurality of IDs, even in the case of analyzing or investigating the system in which (n + 1) devices having IDs of 0 to (n) (or n devices having IDs of 1 to n) are connected to the personal computer 103 having the ID of (n + 1) (or the digital camera 103 having the ID of 0), it is unnecessary to actually construct a system to be analyzed by preparing (n + 1) devices having IDs of 0 to n (or n devices having IDs 1 to n). By connecting the bus analyzer 1B and the personal computer 103 (or digital camera 103) via the serial bus B3, the physical layer circuit 2B1 in the bus analyzer 1B interfaces with the bus B3 in a state where a plurality of IDs are assigned to the physical layer circuit 2B1, and data is analyzed by the data analyzing circuit 3 at a post stage. Only by connecting a device to be analyzed to the bus analyzer 1B, an environment in which a plurality of devices are connected can be created, and the device connected to the serial bus B3 can be easily and certainly analyzed or investigated.

A second configuration example of the second embodiment of the invention will now be described by referring to Figs. 19 to 25. the configuration example, three actual devices of a personal computer 104 having an ID of (n + 1) (or a DVD drive 104 having an ID of 2), a hard disk drive 105 having an ID of 1, and the digital camera 102 having an ID of 0 are included, and the bus analyzer 1B simulates the group of other devices. The configuration example is intended for analyzing or investigating responses from the three devices connected on serial buses B4, B5 and B6. It is, however, unnecessary to prepare (n-1) devices having IDs of 2 to n (or (n-2) devices having IDs of 3 to n) for the analysis or investigation. By connecting the bus analyzer 1B and the three devices, an environment for analysis can be created. The bus analyzer 1B interfaces with the IEEE 1394 buses B4, B5 and B6 in the physical layer circuit 2B2 in the bus analyzer 1B, and realizes data communications with the buses B4, B5 and B6. The received data is analyzed by the data analyzing circuit 3 at a post stage. Since the topology is constructed in the interface by assigning a plurality of IDs to the physical layer circuit 2B2 as will be described hereinlater, the environment in which a plurality of devices except for the three actual devices are connected can be created.

The initializing sequence of the IEEE 1394 bus in the second configuration example of the second embodiment in Fig. 19 will be described hereinbelow. Since the tree structure of the topology is determined in conformity with the IEEE 1394 standard, description of the tree-identifying operation of determining the tree structure of the topology is omitted here. A self-identifying operation of assigning IDs to devices will be described. Fig. 20 is a state transition diagram showing the self-identifying operation in the second configuration example of the second embodiment in Fig. 19. Figs. 21 to 23 show an operation sequence in the case where there is a device having high arbitration (the personal computer 104 having the ID of (n+1) in Fig. 19) except for the bus analyzer 1B. Figs. 24 and 25 show an operation sequence in the case where the arbitration of the bus analyzer 1B is high.

First, the case where there is the personal computer 104 (ID = n+1) as a device having high arbitration except for the bus analyzer 1B will be described with reference to Figs. 20 to 23. In Fig. 20, after completion of the tree-identifying operation, an idle state (S41 in Fig. 20) in which no signal is outputted from each of the ports is derived. After that, the personal computer 104 as a root in the

topology outputs the self\_ID\_grant signal to its child port. On condition that the self\_ID\_grant signal is received by the parent port (S42 in Fig. 20 and P41 in Fig. 21), the physical layer circuit 2B2 in the bus analyzer 1B which is not a root outputs a self\_ID\_grant signal to the child port (lowest\_unidentified\_child port) to which the digital camera 102 having no ID is connected, and outputs only a data\_prefix signal to the other child ports (S43 in Fig. 20 and P41 in Fig. 21).

The digital camera 102 which has received the self\_ID\_grant signal sets the ID of 0 to itself and outputs a self\_ID packet (self\_ID packet 0). On condition that the self\_ID packet is received by the lowest\_unidentified\_child port in the physical layer circuit 2B2 (S44 in Fig. 20), the physical layer circuit 2B2 stops outputting the self\_ID\_grant signal and transfers the self\_ID packet (self\_ID packet 0) from the digital camera 102 to each of the ports (S45 in Fig. 20 and P42 in Fig. 21).

On condition that an ident\_done signal from the digital camera 102 is received and child\_ID\_complete is set (S46 in Fig. 20), the physical layer circuit 2B2 receives a speed signal (speed signal 2) from the digital camera 102 and outputs a speed signal (speed signal (.max)) indicative of the maximum data transfer speed of the physical layer circuit 2B2 itself to the same port (S47 in Fig. 20 and P43 in Fig. 21). The state is finished when a timeout of the output of the speed signal occurs (S48 in Fig. 20), and the physical layer circuit 2B2 enters an idle state (S41 in Fig. 20).

When the self\_ID\_grant signal from the personal computer 104 as a root is received by the parent port (S42 in Fig. 20 and P44 in Fig. 21), the self\_ID\_grant signal is outputted to the child port (lowest\_unidentified\_child port) to which the hard disk drive 105 having no ID is connected and a data\_prefix signal is outputted to the other child ports (S43 in Fig. 20 and P44 in Fig. 21).

The hard disk drive 105 which has received the self\_ID\_grant signal sets the ID of 1 to itself and outputs a self\_ID packet (self\_ID packet 1). On condition that the self\_ID packet is received by the lowest\_unidentified\_child port in the physical layer circuit 2B2 (S44 in Fig. 20), the physical layer circuit 2B2 stops outputting the self\_ID\_grant signal and transfers the self\_ID packet (self\_ID packet 1) from the hard disk drive 105 to each of the ports (S45 in Fig. 20 and P45 in Fig. 22).

Further, on condition that the ident\_done signal from the hard disk drive 105 is received and the child\_ID\_complete is set (S46 in Fig. 20), a speed signal (speed signal 3) from the hard disk drive 105 is received and a speed signal (speed signal (.max)) indicative of a maximum data transfer speed of the physical layer circuit 2B2 is outputted to the same port (S47 in Fig. 20 and P46 in Fig. 22). This state is finished when a timeout of the speed signal output occurs (S48 in Fig. 20) and the physical layer circuit 2B2 enters an idle state (S41 in Fig. 20).

At this time, the setting of IDs to devices to which IDs lower than that of the physical layer circuit 2B2 are given is finished and all the child\_ID\_complete is set. Consequently, the routine advances to a sequence of assigning IDs to a group of devices to be simulated by the physical layer circuit 2B2. In a manner similar to the foregoing case, when the self\_ID\_grant signal from the personal computer 104 is received by the parent port (S42 in Fig. 20 and P47 in Fig. 22), since the lowest\_unidentified\_child port does not exist, without outputting the self\_ID\_grant signal, a data\_prefix signal is outputted to all the child ports (S43 in Fig. 20).

Since all the child\_ID\_complete is set at this time point (S49 in Fig. 20), a self\_ID packet (self\_ID packet 2) is outputted to all the ports, the ID counter is incremented by one (S50 in Fig. 20 and

P47 in Fig. 22) and the ID of 2 is assigned to itself.

The sequence is repeated until the ID counter becomes n (S51 in Fig. 20), and IDs from 3 to n are sequentially set subsequent to the ID of 2 to the physical layer circuit 2B2 (P48 in Fig. 22).

On condition that the ID counter becomes n in the physical layer circuit 2B2 which does not include the root (S52 in Fig. 20), the physical layer circuit 2B2 outputs a speed signal (speed signal (.max)) indicative of the maximum data transfer speed of the physical layer circuit 2B2 together with an ident\_done signal to the parent port (S53 in Fig. 20 and P49 in Fig. 23). On condition that the setting of the data transfer speed is finished on receipt of the speed signal (speed signal 1) from the personal computer 104 and the self\_ID packet (self\_ID packet n + 1) from the personal computer 104 is received by the parent port (S54 in Fig. 20 and P49 and P50 in Fig. 23), the self-identifying operation is finished thereby completing the initializing sequence.

The operation of transferring the self\_ID packet (self\_ID packet n + 1) to the child port in P50 in Fig. 23 is performed in normal arbitration.

A case where the physical layer circuit 2B2 in the bus analyzer 1B has high arbitration and includes a root will now be described with reference to Figs. 20, 24 and 25. After completion of the tree-identifying operation in Fig. 20, an idle state in which there is no signal output from each of the ports is obtained (S41 in Fig. 20). After that, on condition that the physical layer circuit 2B2 includes a root (S42 in Fig. 20), the self\_ID\_grant signal is outputted to the lowest\_unidentified\_child port to which the digital camera 102 having no ID is connected and the data\_prefix signal is outputted to the other child ports (S43 in Fig. 20).

The digital camera 102 which has received the self\_ID\_grant signal sets the ID of 0 to itself and outputs a self\_ID packet (self\_ID



packet 0). On condition that the lowest\_unidentified\_child port in the physical layer circuit 2B2 receives the self\_ID packet (S44 in Fig. 20), the physical layer circuit 2B2 stops outputting the self\_ID\_grant signal and transfers the self\_ID packet (self\_ID packet 0) from the digital camera 102 to each of the ports (S45 in Fig. 20 and P51 in Fig. 24).

Further, on condition that the ident\_done signal from the digital camera 102 is received and child\_ID\_complete is set (S46 in Fig. 20), the speed signal (speed signal 1) from the digital camera 102 is received, and the speed signal (speed signal (.max)) indicative of the maximum data transfer speed of the physical layer circuit 2B2 is outputted to the same port (S47 in Fig. 20 and P52 in Fig. 24). This state is finished when a timeout of the speed signal output occurs (S48 in Fig. 20), and the physical layer circuit 2B2 enters an idle state (S41 in Fig. 20).

Similar sequences are sequentially repeated, the ID of the hard disk drive 105 is set to 1, and the ID of the DVD 104 is set to 2 (P53 and P54 in Fig. 24 and P55 and P56 in Fig. 25). Then the physical layer circuit 2B2 returns to the idle state (S41 in Fig. 20).

Since setting of IDs to devices to which IDs lower than that of the physical layer circuit 2B2 are given is finished and a state in which all the child\_ID\_complete is set is obtained, the program progresses to a sequence of assigning IDs to a group of devices simulated by the physical layer circuit 2B2.

On condition that the physical layer circuit 2B2 includes a root (S42 in Fig. 20), the physical layer circuit 2B2 enters the state of S43 in Fig. 20. Since the lowest\_unidentified\_child port does not exist at this time point, in a state where no self\_ID\_grant signal is outputted, the data\_prefix signal is outputted to all the child ports (S43 in Fig. 20). On condition that all the child\_ID\_complete has been set (S49 in Fig. 20), the physical layer circuit 2B2 outputs the self\_ID



packet (self\_ID packet 3) to all the ports, increments the ID counter by one (S50 in Fig. 20 and P57 in Fig. 25), and assigns the ID of 3 to itself.

By repeating the sequence until the ID counter becomes n (S51 in Fig. 20), the IDs of 4 to n are sequentially set subsequent to the ID of 3 in the physical layer circuit 2B2 (P58 in Fig. 25).

On condition that the ID counter becomes n in the physical layer circuit 2B2 including a root (S55 in Fig. 20), the self-identifying operation is finished and the initializing sequence is completed.

The state transition from S41 to S45 in association with reception of the self\_ID packet by the parent port in Fig. 20 represents the function of performing the self-identifying operation without outputting the self\_ID\_grant signal. The state transition from S45 to S41 indicates a process of finishing the self\_ID packet without receiving the ident\_done signal.

As described above, in the second configuration example of the second embodiment of the invention, the three real devices of the personal computer 104 having the ID of (n + 1) (or the DVD drive 104 having the ID of 2), the hard disk drive 105 having the ID of 1, and the digital camera 102 having the ID of 0 are included. The group of other devices can interface with the serial buses B4, B5 and B6 in a state where a plurality of IDs are assigned by the physical layer circuit 2B2 in the bus analyzer 1B. It is therefore unnecessary to prepare (n - 1) devices having IDs of 2 to n (or n - 2) devices having IDs 3 to n). By connecting the three devices to the bus analyzer 1B, an environment desired to be analyzed can be created. The three devices connected can be therefore easily and certainly analyzed or investigated.

As described above in detail, in the bus analyzer 1A according to the first embodiment, even when the bus analyzer 1A is inserted

between the serial buses B1 and B2 of the system to be analyzed, without assigning an ID in the bus initializing sequence after the insertion by the physical layer circuit 2A, a physical interface can be constructed between the buses B1 and B2. Consequently, without changing the topology environment of the system to be analyzed comprising the personal computer 101 and the digital camera 102 connected to the buses B1 and B2 and exerting an influence on the responses on the buses B1 and B2, the bus analyzer 1A as a serial bus interface device can be connected. Since the physical layer circuit 2A of the inserted bus analyzer 1A constructs a physical interface with the buses B1 and B2, data on the buses B1 and B2 can be detected and the states of the buses B1 and B2 can be analyzed or investigated.

Further, as for the bus analyzers 1A1 to 1A6 of the first to six modifications of the first embodiment, the first modification has the data storing circuit 4 for storing data on the serial buses B1 and B2. Consequently, the bus analyzer 1A1 constructs a physical interface with the serial buses B1 and B2 without being given an ID, and can obtain data on the buses B1 and B2 without changing the topology environment of the system to be analyzed and without exerting an influence on operations. The data can be directly analyzed and, moreover, can be properly stored/read to/from the data storing circuit 4 in accordance with a control signal from the data analyzing circuit 31. A series of continuous data or data in a specific sequence can be therefore collected and analyzed, and can be analyzed by comparison with data obtained from the buses B1 and B2. Thus, analysis can be efficiently carried out.

In the second modification, the bus analyzer 1A2 has, in addition to the data storing circuit 4, the data condition detecting circuit 5 and data received by the physical layer circuit 2A2 is monitored. When data matching the predetermined condition is detected, a trigger

signal is outputted. Consequently, the received data can be stored in the data storing circuit 4 in response to the output of the trigger signal. By setting the data condition of outputting the trigger signal in a specific data sequence, each time the same sequence is generated, data can be stored. Analysis suitable for the case where a malfunction occurs on a specific condition can be performed.

Further, in the third modification, in addition to the data analyzing circuit 33, the data transfer control circuit 6 is provided. Data to be transmitted can be transferred as it is to the physical layer circuit 2A3 or formed in packets compatible with the protocol on the serial buses B1 and B2 and the packets can be transferred to the physical layer circuit 2A3. Thus, responses on the buses B1 and B2 to a predetermined data packet can be certainly recognized.

In the fourth modification, in addition to the data analyzing circuit 34 and the data transfer control circuit 6, the data storing circuit 4 is provided. Consequently, data to be transmitted can be prestored. The data can be transferred as it is to the physical layer circuit 2A4 or formed in packets compatible with the protocol on the serial buses B1 and B2 and the packets can be transferred to the physical layer circuit 2A4. By storing plural data, a response on the buses B1 and B2 to each data packet can be recognized. By arbitrarily setting a sequence of transmitting a data packet, a response to the specific packet sequence or a response in a state where the communications on the buses B1 and B2 are congested can be recognized.

In the fifth modification, in addition to the data analyzing circuit 35, the data storing circuit 4 and the data transfer control circuit 6, the data transmission condition detecting circuit 7 is provided. The data received by the physical layer circuit 2A5 is monitored and, when data matching the predetermined condition is detected, a trigger signal is outputted. The data to be transmitted

which is stored in the data storing circuit 4 can be transferred as it is to the physical layer circuit 2A5 or formed in packets compatible with the protocols on the serial buses B1 and B2 and the packets can be transferred to the physical layer circuit 2A5. By setting the data obtaining condition of outputting the trigger signal in a specific data sequence, each time the same sequence is generated, predetermined data stored in the data storing circuit 4 can be transmitted. Consequently, the same response can be always sent back to the specific data sequence and thus the modification is optimum to recognize the responses on the buses B1 and B2.

In the sixth modification, the bus analyzer 1A6 comprises the pair of ports, the receiving circuit 11, the data converting circuit 10 for converting received data, and the transmitting circuit 12 for forming packets from the transformed data and has a construction in which ports of transmission/reception are switched by the selector 13. On the basis of the analysis of received data by the data bus analyzer 36 or on the basis of data to be transmitted which is stored in the data storing circuit 4, data received by the receiving circuit 11 is converted by the data converting circuit 10, thereby enabling a communication error such as a bit error or a burst error in communications on the serial bus to be simulated. The communication response such as an error correcting function can be therefore recognized.

The bus analyzer 1B according to the second embodiment interfaces with the serial bus B3 in a state where a plurality of IDs are assigned to the physical layer circuit 2B1 and can simulate a group of a plurality of devices. In the case of analyzing or investigating a system in which (n + 1) devices having the IDs of 0 to n (or n devices having the IDs 1 to n) are connected to the personal computer 103 having the ID of (n + 1) (or the digital camera 103 having the ID of 0), it is unnecessary

to prepare (n + 1) devices having the IDs 0 to n (or n devices having the IDs 1 to n) and actually construct the system to be analyzed. By connecting the bus analyzer 1B and the personal computer 103 (or the digital camera 103) via the bus B3, the environment of the system to be analyzed can be created, and data is analyzed by the data analyzing circuit 3 at a post stage. Thus, the device to be connected to the bus B3 can be easily and certainly analyzed or investigated.

Further, the bus analyzer 1B can have the construction including the three actual devices of the personal computer 104 having the ID of (n + 1) (or the DVD drive 104 having the ID of 2), the hard disk drive 105 having the ID of 1, and the digital camera 102 having the ID of 0. Aplurality of IDs can be assigned to the physical layer circuit 2B2 with respect to the group of other devices. The bus analyzer 1B can construct an interface on the serial buses B4, B5 and B6. In this case as well, it is unnecessary to prepare (n - 1) devices having the IDs of 2 to n (or (n - 2) devices having the IDs 3 to n). By connecting the three actual devices, the environment desired to be analyzed can be created. The connected three devices can be easily and certainly analyzed or investigated.

Obviously, the present invention is not limited to the foregoing embodiments but various improvements and modifications are possible without departing from the gist of the invention.

For example, in the embodiments, the bus analyzer 1B according to the second embodiment can obviously have therein functions similar to those of each of the first to six modifications of the bus analyzer 1A in the first embodiment. In this case, with respect to the mode in which the physical layer circuit has therein the data converting circuit for converting received data, since the bus analyzer 1B according to the second embodiment can have multiple ports, a communication error during communication can be transmitted from an

arbitrary port. A response of a device connected to the arbitrary port to an influence of the communication error can be therefore analyzed or investigated.

Although the IEEE 1394 serial bus has been described as an example of the serial bus in the foregoing embodiments, the invention is not limited to the IEEE 1394 serial bus. The invention can be similarly applied to other bus systems capable of automatically assigning an ID to a device to be connected on the bus when the device is inserted or withdrawn.

According to the invention, since an ID is not given to the serial bus interface device to be connected to the serial bus such as the IEEE 1394 serial bus when the serial bus interface device is inserted between devices connected via the serial bus, no influence is exerted on the topology. Since a plurality of IDs can be also assigned, it is unnecessary to prepare all of actual devices to construct a bus system. A bus system can be easily and certainly constructed by simulating some of the devices. The serial bus interface device having the physical layer circuit which is preferably used as a bus analyzer for analyzing and investigating the communicating state of a bus can be provided.





#### WHAT IS CLAIMED IS:

1. A serial bus interface device having a function of automatically reconstructing a topology when the device is inserted or withdrawn during operation of a serial bus,

comprising a physical layer circuit serving as a physical interface without being given an identification number when the serial bus interface device is connected to the serial bus.

- 2. A serial bus interface device according to claim 1, further comprising data storing unit for storing data on the serial bus, which is received by the physical layer circuit.
- 3. A serial bus interface device having a function of automatically reconstructing a topology when the device is inserted or withdrawn during operation of a serial bus,

comprising a physical layer circuit serving as a physical interface to which one or more identification numbers are assigned when the serial bus interface device is connected to the serial bus.

- 4. A serial bus interface device according to claim 3, further comprising data storing unit for storing data on the serial bus, which is received by the physical layer circuit in association with the identification number(s).
- 5. A serial bus interface device according to claim 2, further comprising data condition detecting unit for monitoring data on the serial bus, which is received by the physical layer circuit and, when data matching a predetermined condition is detected, outputs a trigger signal,

wherein the data storing unit stores data in response to the





output of the trigger signal.

- 6. A serial bus interface device according to claim 1, further comprising a control circuit for transferring data to be transmitted onto the serial bus via the physical layer circuit to the physical layer circuit.
- 7. A serial bus interface device according to claim 6, further comprising transmission data storing unit for storing data to be transmitted.
- 8. A serial bus interface device according to claim 7, further comprising data transmission condition detecting unit for monitoring data on the serial bus, which is received by the physical layer circuit and, when data matching a predetermined condition is detected, outputs a trigger signal,

wherein the control circuit transfers data to be transmitted which is stored in the transmission data storing unit in response to the output of the trigger signal to the physical layer circuit.

- 9. A serial bus interface device according to claim 1, further comprising:
  - a pair of communication ports; and
- converting unit for converting data received from the serial bus via the physical circuit,

wherein data received by one of the pair of communication ports or the converted data is transferred to the other communication port.

10. A serial bus interface device according to claim 4, further comprising:

data condition detecting unit for monitoring data on the serial bus, which is received by the physical layer circuit in accordance with an identification number and, when data matching a predetermined condition is detected, outputting a trigger signal corresponding to the identification number,

wherein data is stored in the data storing unit in association with the identification number in response to the output of the trigger signal corresponding to the identification number.

- 11. A serial bus interface device according to claim 3, further comprising a control circuit for transferring data to be transmitted onto the serial bus in accordance with an identification number via the physical layer circuit to the physical layer circuit.
- 12. A serial bus interface device according to claim 11, further comprising transmission data storing unit for storing data to be transmitted according to the identification number.
- 13. A serial bus interface device according to claim 12, further comprising data transmission condition detecting unit for monitoring data on the serial bus, which is received by the physical layer circuit in accordance with an identification number and, when data matching a predetermined condition is detected, outputting a trigger signal corresponding to the identification number,

wherein the control circuit transfers data to be transmitted according to the identification number stored in the transmission data storing unit in response to the output of the trigger signal corresponding to the identification number to the physical layer circuit.



14. A serial bus interface device according to claim 3, further comprising:

a group of communication ports according to the identification numbers; and

converting unit for converting data received from the serial bus through the physical layer circuit,

wherein data received by any one of the group of communication ports or the converted data is transferred to at least one of the other communication ports.


15. A serial bus interface device according to claim 1, wherein the serial bus interface device is a bus analyzer for analyzing the serial bus.

#### ABSTRACT OF THE DISCLOSURE


Disclosed is a serial bus interface device having a physical layer circuit capable of also simulating a plurality of devices without exerting an influence on a topology when the device is connected to a serial bus such as an IEEE 1394 serial bus. When a bus analyzer of the invention is inserted between a personal computer having the ID of 1 and a digital camera having the ID of 0 in order to analyze data on the IEEE 1394 serial bus to which the personal computer and the digital camera are connected, the bus analyzer interfaces with buses without being given an ID by the physical layer circuit, and analyzes the states of the buses without changing the state of the system to be analyzed and without changing the IDs of the personal computer and the digital camera.

FIG.


CONVENTIONAL BUS ANALYZER IS CONNECTED CONSTRUCTION OF IEEE 1394 BUS TO WHICH



CONSTRUCTION IN WHICH CONVENTIONAL BUS ANALYZER IS CONNECTED TO IEEE 1394 BUS TO WHICH A NUMBER OF DEVICES ARE CONNECTED



CONSTRUCTION IN WHICH BUS ANALYZER OF FIRST EMBODIMENT IS CONNECTED TO IEEE 1394 BUS FIG. 3



STATE TRANSITION DIAGRAM SHOWING TREE—IDENTIFYING OPERATIION IN FIRST EMBODIMENT





FIG. 5

STATE TRANSITION DIAGRAM SHOWING SELF-IDENTIFYING OPERATION IN FIRST EMBODIMENT





(P1) RECEIVE PARENT_N	OTIFY FROM DIGITAL CAM	
102 DIGITAL CAMERA PAREN	2A PHYSICAL LAYER CIRCUIT	101 PERSONAL COMPUTER
	NT_NOTIFY→ B1	
	ΓΙΓΥ ΤΟ DIGITAL CAMERA	
(HIGH) I	2A PHYSICAL LAYER CIRCUIT T_NOTIFY B1	101 PERSONAL COMPUTER
(P3) RECEVE CHILD_HAN OF PARENT_NOTIF	DSHAKE BY STOPPING OU Y FROM DIGITAL CAMERA	
102 DIGITAL CAMERA	2A PHYSICAL LAYER CIRCUIT	101 PERSONAL COMPUTER
(HIGH) (←C B2	HILD_NOTIFY (LOW) B1	
(P4) OUTPUT PARENT_NO ROOT_CONTENTION PARENT_NOTIFY AT	OTIFY TO THE OTHER POR WHEN PERSONAL COMP THIS TIME	RT RECEIVE UTER ALSO OUTPUTS
102 DIGITAL CAMERA (HIGH) B2 ←C		101 PERSONAL COMPUTER  NOTIFY  NT_NOTIFY
BUT CONTINUOUSL	PARENT_NOTIFY FROM PELY OUTPUT PARENT_NOTIF	`B1 ERSONAL COMPUTER TY FROM PHYSICAL
LAYER CIRCUIT  102 DIGITAL CAMERA (HIGH) ←CHIL	2A PHYSICAL LAYER CIRCUIT (LOW) PARENT	101 PERSONAL COMPUTER  NOTIFY B1
(P6) RECEIVE PARENT_H. OUTPUTS CHILD_NO	ANDSHAKE WHEN PERSON OTIFY AFTER RANDOM TIM	E
102 DIGITAL CAMERA (HIGH) → B2 ←CHIL	(LOW) (HIGH)	101 PERSONAL COMPUTER  NT_NOTIFY  LD_NOTIFY  B1
(P12) STOP OUTPUTTING FINISHING TREE-I	G SIGNALS FROM BOTH PODENTIFYING OPERATION	•
102 DIGITAL CAMERA	2A PHYSICAL LAYER CIRCUIT	101 PERSONAL COMPUTER  B1
(HIGH)	B2 (LOW) (HIGH)	(LOW)





(HIGH)

# TREE-IDENTIFYING OPERATION IN FIRST EMBODIMENT (RECEIVE PARENT\_NOTIFY BY BOTH PORTS)

(P7) RECEIVE PARENT_NOTIFY FROM BOTH DEVICES
102 PHYSICAL LAYER CIRCUIT DIGITAL CAMERA PARENT_NOTIFY  PARENT_NOTIFY  PARENT_NOTIFY  PARENT_NOTIFY
(P8) OUTPUT CHILD_NOTIFY TO DIGITAL CAMERA
102 PHYSICAL LAYER CIRCUIT DIGITAL CAMERA PARENT_NOTIFY  (HIGH) CHILD_NOTIFY  PARENT_NOTIFY  CHILD_NOTIFY  PARENT_NOTIFY  PARENT_NOTIFY
(P9) STOP OUTPUTTING PARENT_NOTIFY FROM DIGITAL CAMERA TO THEREBY RECEIVE CHILD_HANDSHAKE, AND OUTPUT PARENT_NOTIFY TO PERSONAL COMPUTER.  RECEIVE ROOT_CONTENTION WHEN PERSONAL COMPUTER ALSO OUTPUTS PARENT_NOTIFY AT THIS TIME.
102 DIGITAL CAMERA PHYSICAL LAYER CIRCUIT PERSONAL COMPUTER  (HIGH) CHILD_NOTIFY (LOW) PARENT_NOTIFY PARENT_NOTIFY B1
(P10) STOP OUTPUTTING PARENT_NOTIFY FROM PERSONAL COMPUTER BUT CONTINUOUSLY OUTPUT PARENT_NOTIFY FROM PHYSICAL LAYER CIRCUIT
102 DIGITAL CAMERA PHYSICAL LAYER CIRCUIT PERSONAL COMPUTER  (HIGH) CHILD_NOTIFY (LOW) PARENT_NOTIFY B1
(P11) OUTPUT CHILD_NOTIFY FROM PERSONAL COMPUTER AFTER RANDOM TIME, THEREBY RECEIVING PARENT_HANDSHAKE
102 DIGITAL CAMERA PHYSICAL LAYER CIRCUIT PERSONAL COMPUTER  (HIGH) (←CHILD_NOTIFY B2  PARENT_NOTIFY ←CHILD_NOTIFY B1
(P12) FINISH TREE-IDENTIFYING OPERATION
102 DIGITAL CAMERA PHYSICAL LAYER CIRCUIT B1 101 PERSONAL COMPUTER

(LOW) (HIGH)


(LOW)






### SELF-IDENTIFYING OPERATION IN FIRST EMBODIMENT


## (P13) RECEIVE SELF\_ID\_GRANT FROM PERSONAL COMPUTER AND TRANSFER IT TO DIGITAL CAMERA




# (P14) RECEIVE SELF\_ID PACKET FROM DIGITAL CAMERA AND TRANSFER IT TO PERSONAL COMPUTER



# (P15) RECEIVE IDENT\_DONE PACKET AND SPEED SIGNAL FROM DIGITAL CAMERA AND TRANSFER THEM TO PERSONAL COMPUTER



# (P16) RECEIVE SPEED SIGNAL FROM PERSONAL COMPUTER AND TRANSFER IT TO DIGITAL CAMERA



# (P17) RECEIVE SELF\_ID PACKET FROM PERSONAL COMPUTER AND FINISH SELF IDENTIFYING OPERATION






FIG. 9

FIRST MODIFICATION OF BUS ANALYZER IN FIRST EMBODIMENT




SECOND MODIFICATION OF BUS ANALYZER IN FIRST EMBODIMENT



1A2:1394 BUS ANALYZER

THIRD MODIFICATION OF BUS ANALYZER IN FIRST EMBODIMENT



The second of th Marie Variet States 37 W. 18

FOURTH MODIFICATION OF BUS ANALYZER IN FIRST EMBODIMENT FIG. 12






FIG. 13



TRANSMISSION SIGNAL CONTROL CONTROL 9: 1394 I/O PORT CONTROL CIRCUIT SIXTH MODIFICATION OF BUS ANALYZER IN FIRST EMBODIMENT DATA STORING CIRCUIT DATA TRANSFER CONTROL CIRCUIT SELECTOR TRANSMITTING CONTROL SIGNAL \ DATA DATA PHYSICAL PART CONTROL CIRCUIT DATA 12 CONTROL SIGNAL DATA CONVERTING CIRCUIT TRANSMISSION SIGNAL CONTROL SIGNAL DATA RECEPTION SIGNAL CONTROL SIGNAL 9 8:1394 I/O PORT CONTROL CIRCUIT DATA DATA ANALYZING CIRCUIT CONTROL DATA CONTROL SIGNAL DATA RECEIVING CIRCUIT STATÚS SIGNAL DATA\_ 2A6 36 FIG. 14

1A6: 1394 BUS ANALYZER


# FIRST CONSTRUCTION EXAMPLE OF IEEE 1394 BUS TO WHICH BUS ANALYZER OF SECOND EMBODIMENT IS CONNECTED



The second secon

FIG. 16

STATE TRANSITION DIAGRAM SHOWING SELF-IDENTIFYING OPERATION IN FIRST CONSTRUCTION EXAMPLE OF SECOND EMBODIMENT







ID=1,2⋅⋅⋅,n

# FIG. 17

SELF-IDENTIFYING OPERATION IN FIRST CONSTRUCTION EXAMPLE OF SECOND EMBODIMENT (IN THE CASE WHERE DEVICE CONNECTED ON THE OTHER SIDE HAS HIGH ARBITRATION)

(P21) RECEIVE SELF_ID_GRANT FROM	PERSONAL	COMPUTER
103 PERSONAL COMPUTER	2 B3	B1 PHYSICAL LAYER CIRCUIT
(LOW) SELF_ID_GRANT→		(HIGH)
(P22) OUTPUT SELF_ID PACKET OF ID		
103 PERSONAL COMPUTER	B3 2	B1 PHYSICAL LAYER CIRCUIT
(LOW) ←SELF_	ID PACKET 0	(HIGH) ID=0
(P23) RECEIVE SELF_ID_GRANT FROM	PERSONAL	COMPUTER
103 PERSONAL COMPUTER  \ SELF_ID_GRANT→	B3	B1 PHYSICAL LAYER CIRCUIT
(LOW)		(HIGH) ID=0
(P24) OUTPUT SELF_ID PACKET OF ID		
103 PERSONAL COMPUTER	B3	B1 PHYSICAL LAYER CIRCUIT
(LOW) ←SELF_ID	PACKET 1	(HIGH) ID=0.1
:		
(P25) OUTPUT SELF_ID PACKET OF ID		
103 PERSONAL COMPUTER	83 B3	B1 PHYSICAL LAYER CIRCUIT
(LOW) ←SELF_II	D PACKET n	(HIGH) ID=0,1···,n
(P26) OUTPUT IDENT_DONE AND SPEE SPEED OF PHYSICAL LAYER CIF RECEIVE SPEED SIGNAL 1 FROM	RCUIT TO P I PERSONA	ERSONAL COMPUTER AND L COMPUTER
103 PERSONAL COMPUTER	2 B3	B1 PHYSICAL LAYER CIRCUIT
(LOW) SPEED SIGNAL 1→  ←IDENT_D  ← SPEED	OONE SIGNAL(.MAX)	(HIGH) ID=0,1···,n
(P27) RECEIVE SELF_ID PACKET OF ID COMPUTER AND FINISH SELF-ID	ENTIFYING	OPERATION
PERSONAL COMPUTER SELF_ID PACKET n+1	21 B3	B1 PHYSICAL LAYER CIRCUIT
ID=n+1 (LOW)		HIGH)



SELF-IDENTIFYING OPERATION IN FIRST CONSTRUCTION EXAMPLE OF SECOND EMBODIMENT (IN THE CASE WHERE ARBITRATION OF DEVICE CONNECTED ON THE OTHER SIDE IS LOW)

(P28) OUTPUT SELF\_ID\_GRANT TO DIGITAL CAMERA






FIG. 19

SECOND CONSTRUCTION EXAMPLE OF IEEE 1394 BUS TO WHICH BUS ANALYZER OF SECOND EMBODIMENT IS CONNECTED



STATE TRANSITION DIAGRAM SHOWING SELF-IDENTIFYING OPERATION IN SECOND CONSTRUCTION EXAMPLE OF SECOND EMBODIMENT FIG. 20









SELF-IDENTIFYING OPERATION (1) IN SECOND CONSTRUCTION EXAMPLE OF SECOND EMBODIMENT (IN THE CASE WHERE DEVICE CONNECTED ON THE OTHER SIDE HAS DEVICE HAVING HIGH ARBITRATION)


(P41) RECEIVE SELF\_ID\_GRANT FROM PERSONAL COMPUTER, OUTPUT SELF\_ID\_GRANT TO DIGITAL CAMERA AND OUTPUT DATA PREFIX TO HARD DISK




(P42) RECEIVE SELF\_ID PACKET OF ID = 0 FROM DIGITAL CAMERA AND OUTPUT IT TO PERSONAL COMPUTER AND HARD DISK



(P43) RECEIVE IDENT\_DONE AND SPEED SIGNAL FROM DIGITAL CAMERA AND OUTPUT SPEED SIGNAL OF MAXIMUM TRANSFER SPEED OF PHYSICAL LAYER CIRCUIT TO DIGITAL CAMERA



(P44) RECEIVE SELF\_ID\_GRANT FROM PERSONAL COMPUTER, OUTPUT SELF\_ID\_GRANT TO HARD DISK AND OUTPUT DATA\_PREFIX TO DIGITAL CAMERA









SELF-IDENTIFYING OPERATION (2) IN SECOND CONSTRUCTION EXAMPLE OF SECOND EMBODIMENT (IN THE CASE WHERE DEVICE CONNECTED ON THE OTHER SIDE HAS DEVICE HAVING HIGH ARBITRATION)


(P45) RECEIVE SELF\_ID PACKET OF ID = 1 FROM HARD DISK AND TRANSFER IT TO PERSONAL COMPUTER AND DIGITAL CAMERA




(P46) RECEIVE IDENT\_DONE AND SPEED SIGNAL FROM HARD DISK AND OUTPUT SPEED SIGNAL OF MAXIMUM TRANSFER SPEED OF PHYSICAL LAYER CIRCUIT TO HARD DISK



(P47) RECEIVE SELF\_ID\_GRANT FROM PERSONAL COMPUTER AND TRANSMIT SELF ID PACKET OF ID = 2 TO ALL PORTS




(P48) RECEIVE SELF\_ID\_GRANT FROM PERSONAL COMPUTER AND TRANSMIT SELF\_ID PACKET OF ID = n TO ALL PORTS






SELF-IDENTIFYING OPERATION (3) IN SECOND CONSTRUCTION EXAMPLE OF SECOND EMBODIMENT (IN THE CASE WHERE DEVICE CONNECTED ON THE OTHER SIDE HAS DEVICE HAVING HIGH ARBITRATION)

(P49) OUTPUT IDENT\_DONE AND SPEED SIGNAL OF MAXIMUM TRANSFER SPEED OF PHYSICAL LAYER CIRCUIT TO PERSONAL COMPUTER AFTER TRANSMITTING PACKET AND RECEIVE SPEED SIGNAL FROM PERSONAL COMPUTER



(P50) RECEIVE SELF\_ID PACKET OF ID = (n+1) FROM PERSONAL COMPUTER, FINISH SELF-IDENTIFYING OPERATION AND TRANSFER PACKET TO DIGITAL CAMERA AND HARD DISK




1






SELF-IDENTIFYING OPERATION (1) IN SECOND CONSTRUCTION EXAMPLE OF SECOND EMBODIMENT (IN THE CASE WHERE DEVICE CONNECTED ON THE OTHER SIDE DOES NOT HAVE DEVICE HAVING HIGH ARBITRATION)


(P51) OUTPUT SELF\_ID\_GRANT TO DIGITAL CAMERA, RECEIVE SELF\_ID PACKET FROM DIGITAL CAMERA, AND TRANSFER IT TO HARD DISK AND DVD DRIVE




(P52) RECEIVE IDENT\_DONE AND SPEED SIGNAL FROM DIGITAL CAMERA AND OUTPUT SPEED SIGNAL OF MAXIMUM TRANSFER SPEED OF PHYSICAL LAYER CIRCUIT TO DIGITAL CAMERA



(P53) OUTPUT SELF\_ID\_GRANT TO HARD DISK, RECEIVE SELF\_ID PACKET
OF ID = 1 FROM HARD DISK, AND TRANSFER IT TO DIGITAL CAMERA
AND DVD DRIVE



(P54) RECEIVE IDENT\_DONE AND SPEED SIGNAL FROM HARD DISK AND OUTPUT SPEED SIGNAL OF MAXIMUM TRANSFER SPEED OF PHYSICAL LAYER CIRCUIT TO HARD DISK









SELF-IDENTIFYING OPERATION (2) IN SECOND CONSTRUCTION EXAMPLE OF SECOND EMBODIMENT (IN THE CASE WHERE DEVICE CONNECTED ON THE OTHER SIDE DOES NOT HAVE DEVICE HAVING HIGH ARBITRATION )


(P55) OUTPUT SELF\_ID GRANT TO DVD, RECEIVE SELF\_ID PACKET FROM DVD DRIVE, AND TRANSFER IT TO DIGITAL CAMERA AND HARD DISK




(P56) RECEIVE IDENT DONE AND SPEED SIGNAL FROM DVD DRIVE AND OUTPUT SPEED SIGNAL OF MAXIMUM TRANSFER SPEED OF PHYSICAL LAYER CIRCUIT TO DVD DRIVE



(P57) OUTPUT SELF\_ID PACKET OF ID = 3



(P58) OUTPUT SELF\_ID PACKET OF ID = n AND FINISH SELF-IDENTIFYING OPERATION



Ann's tears from any 18 and 18





PTO/S8/106 (8-96)
Approved for use through 9/30/98. OMB 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

### Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

#### Japanese Language Declaration

### 日本語宣言書

As a below named inventor, I hereby declare that:
My residence, post office address and citizenship are as stated next to my name.
I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled
SERIAL BUS INTERFACE DEVICE
the specification of which is attached hereto unless the following box is checked:  was filed on as United States Application Number or PCT International Application Number
and was amended on (if applicable).
I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.
I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.55.



PTO/S8/106 (8-96) ed for use through 9/30/98. OMB 0651-0032 Petent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of Information unless it displays a Valid OMB control number.

#### Japanese Language Declaration

(日本語官言書)

私は、米国法典第35編119条 (a) - (d) 項又は365条 (b) 項に基き下記の、 米 国以外の国の少なくとも一ヵ国を指 定している特許協力条約 365(a) 頃に基ずく国際出職、又 は外国での特許出願もしくは発明者様の出願についての外国 優先権をここに主張するとともに、優先権を主張している、 本出版の前に出版された特許または発明者証の外国出版を以 下に、枠内をマークすることで、示しています。

Prior Foreign Application(s)

外国での先行出職 2000-148465 <u>Japan</u> (Number) (Country) (番号) (国名) (Number) (Country) (書号)

私に、第35編米国法典119条(e)項に基いて下記の米

国特許出顧規定に記載された権利をここに主張いたします。

(Application No.) (出願番号)

(Filing Date)

(出顧日)

(国名)

私は、下記の米国法典第35編120条に基いて下記の米 国特許出版に記載された権利、 又は米国を指定している特許 協力条約365条(c)に基ずく権利をここに主張します。ま た、本出顧の各請求範囲の内容が米国法典第35編112条 第1項又は特許協力条約で規定された方法で先行する米国特 許出顧に開示されていない限り、その先行米国出願書提出日 以降で本出願者の日本国内または特許協力条約国際提出日ま での期間中に入手された、連邦規則法典第37編1条56項 で定義された特許資格の有無に関する重要な情報について開 示義務があることを認識しています。

(Application No.) (Filing Date) (出順番号) (出顧日) (Application No.) (Filing Date) (出願番号) (出類日)

私は、私自身の知識に基ずいて本宣言書中で私が行なう表 明が真実であり、かつ私の入手した情報と私の信じるところ に基ずく表明が全て真実であると信じていること、さらに故 意になされた虚偽の表明及びそれと同等の行為は米国法典第 18編第1001条に基ずき、罰金または拘禁、もしくはそ の所方により処罰されること、そしてそのような故意による 虚偽の声明を行なえば、出願した、又は既に許可された特許 の有効性が失われることを認識し、よってここに上記のごと く宣誓を教します。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

> **Priority Not Claimed** 優先権主張なし

19/05/2000 (Day/Month/Year Filed) (出颗年月日) (Day/Month/Year Filed)

(出類年月日)

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

> (Application No.) (出願番号)

(Filing Date) (出顧日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112. acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

> (Status: Patented, Pending, Abandoned) (現況: 特許許可済、係属中、放棄済)

(Status: Patented, Pending, Abandoned) (現況: 特許許可済、係属中、放棄済)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.





PTO/SB/106 (8-96)
Approved for use through 9/30/98. OM8 0651-0032
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

## Japanese Language Declaration

(日本語宣言書)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

James D. Halsey, Jr., 22,729; Harry John Staas, 22,010; David M. Pitcher, 25,908; John C. Garvey, 28,607; J. Randall Beckers, 30,358; William F. Herbert, 31,024; Richard A. Gollhofer, 31,106; Mark J. Henry, 36,162; Gene M. Garner II, 34,172; Michael D. Stein, 37,240; Paul I. Kravetz, 35,230; Gerald P. Joyce, III, 37,648; Todd E. Marlette, 35,269; Harlan B. Williams, Jr., 34,756; George N. Stevens, 36,938; Michael C. Soldner, P-41,455 and William M. Schertler, 35,348 (agent)

普质送付先

Send Correspondence to:

STAAS & HALSEY 700 Eleventh Street, N.W. Suite 500 Washington, D.C. 20001

直接電話連絡先 (名前及び電話番号)

Direct Telephone Calls to: (name and telephone number)

STAAS & HALSEY (202) 434-1500

Full name of sole or first inventor  Nobuhiro TAKI	
Inventor's signature Taki Oct. 27, 2000	
Residence Kasugai, Japan	
Citizenship Japanese	
Post Office Address c/o FUJITSU VLSI LIMITED of 1844-2, Kozoji-cho 2-chome,	
Kasugai-shi, Aichi 487-0013 Japan	
Full name of second joint inventor, if any	
Second inventor's signature Date	
Residence	
Sitizenship	
Post Office Address	

(第三以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors.)